















-  Drafts
-  Pending
-  Active
 -  L1: (4) bombal.in.
 -  L2: (1310) scan adj chain\$2
 -  L3: (78) simulat\$4 same 2
 -  L4: (27) simulat\$4 with 2
-  Failed
-  Saved
-  Favorites
-  Tagged (0)
-  UDC
-  Queue
-  Trash

| | U | 1 | Document ID | Issue Date | Pages | Title | |
|---|--------------------------|--------------------------|---------------|------------|-------|--|---|
| 1 | <input type="checkbox"/> | <input type="checkbox"/> | US 6826732 B2 | 20041130 | 82 | Method, system and program product for utilizing a configuration database to configure a hardware digital system | 7 |
| 2 | <input type="checkbox"/> | <input type="checkbox"/> | US 6748352 B1 | 20040608 | 11 | Method and apparatus for scan design using a formal verification-based process | 7 |
| 3 | <input type="checkbox"/> | <input type="checkbox"/> | US 6708317 B2 | 20040316 | 10 | Validating integrated circuits | 7 |
| 4 | <input type="checkbox"/> | <input type="checkbox"/> | US 6694454 B1 | 20040217 | 14 | Stuck and transient fault diagnostic system | 7 |